

GigaDevice Semiconductor Inc.

GD32C2x1 Software Development Guide

Application Note

AN235

Revision 1.0

(Jun. 2025)

Table of Contents

Table of Contents	1
List of Tables	2
1. Overview	3
2. Software feature development	4
2.1. Boot mode selection and configuration	4
2.2. Option byte modification	4
2.3. Flash emulate EEPROM	5
2.4. RCU usage instructions	5
3. Revision history	6

List of Tables

Table 1-1. Applicable Products	3
Table 2-1. Boot modes.....	4
Table 3-1. Revision history	6

1. Overview

This document is specifically provided for the GD32C2x1xx series MCU, introducing how to set up and debug projects based on the GD32C2x1xx chip, as well as how to use each module. The purpose of this application note is to provide exemplary functional introductions to the peripheral resources on the GD32C2x1xx series MCU, enabling users to understand how to use the GD32C2x1xxx series chips for rapid software development.

Table 1-1. Applicable Products

Type	Model
MCU	GD32C231xx Series

2. Software feature development

2.1. Boot mode selection and configuration

When configuring the BOOT0 pin for startup from the main Flash, programming the original device becomes more convenient by checking the MFPE bit in the FMC_WS register. When the MFPE bit is set, the device is considered empty, and the bootloader starts from the System memory, allowing Flash programming at this point. During the loading of option bytes, if the content at address 0x0800 0000 is read as 0xFFFF FFFF, the MFPE flag will be set; otherwise, it will be cleared. After programming the original device, the MFPE flag can be cleared by either a power reset or setting the OBRLD bit in the FMC_CTL register, enabling the device to execute user code after a system reset. The MFPE flag can also be modified by software.

Note: If the device is programmed for the first time but option bytes are not reloaded, the device will still choose System memory as the boot area after a system reset.

The GD32C2x1 series provide three kinds of boot sources which can be selected by the BOOT0 pin and boot configuration bits BOOTLK, nBOOT1, SWBT0 and nBOOT0 in the User option byte. The details are shown in the following table. When SWBT0=0, the value on the BOOT0 pin is latched on the 4th rising edge of CK_SYS after a reset. It is up to the user to set the boot mode configuration after a power-on reset or a system reset to select the required boot source. When SWBT0=0, once the boot mode configuration have been sampled, they are free and can be used for other purposes.

Table 2-1. Boot modes

Selected boot area	Boot mode configuration				
	BOOTLK	nBOOT1 bit	BOOT0 pin	SWBT0 bit	nBOOT0 bit
Main Flash memory	0	x	0	0	x
System memory	0	1	1	0	x
Embedded SRAM	0	0	1	0	x
Main Flash memory	0	x	x	1	1
System memory	0	1	x	1	0
Embedded SRAM	0	0	x	1	0
Main Flash memory	1	x	x	x	x

2.2. Option byte modification

During the option byte modification process, ensure that the working environment is normal and stable, otherwise reset or power loss during the modification process will cause the chip to report OBERR and enter a strong protection state.

2.3. Flash emulate EEPROM

For more details about Flash emulate EEPROM refer to [《AN213 GD32C2x1 系列 FLASH 模拟 EEPROM》](#), [《AN213 FLASH emulate EEPROM for GD32C2x1 series》](#)。

2.4. RCU usage instructions

Some peripherals have configurable clocks, allowing users to select specific clocks for configuration according to their needs. However, before configuring a peripheral clock, it should be ensured that the corresponding clock has been enabled and is running stably. For peripherals that support dynamic clock switching, it should also be ensured that the target clock is running stably before switching. The peripherals with configurable clocks are as follows:

1. ADC clock can be derived from CK_IRC48MDIV_PER or from CK_SYS clock divided by 2, 4, 6, 8, 10, 12, 14, 16, 32, 64, 128, or 256;
2. USART clock can be selected from CK_APB, CK_SYS, CK_IRC48MDIV_PER, or CK_LXTAL clock, and USART supports dynamic clock switching;
3. I2C clock can be selected from CK_APB, CK_SYS, or CK_IRC48MDIV_PER clock, and I2C supports dynamic clock switching;
4. I2S clock can be selected from CK_SYS, CK_IRC48MDIV_PER, or I2S_CKIN clock, and I2S supports dynamic clock switching;
5. RTC clock can be selected from LXTAL clock, IRC32K clock, or HXTAL clock divided by 32.

3. Revision history

Table 3-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jun. 03, 2025

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.